Advanced In-Design Auto-Fixing Flow for Cell Abutment Pattern Matching Weakpoints

05/25/2018
by   Yongfu Li, et al.
0

Pattern matching design verification has gained noticeable attention in semiconductor technologies as it can precisely identify more localized problematic areas (weakpoints) in the layout. To address these weakpoints, engineers adopt 'Rip-up and Reroute' methodology to reroute the nets and avoid these weakpoints. However, the technique is unable to address weakpoints due to the cell placement. The only present approach is to manually shift or flip the standard cells to eradicate the weakpoint. To overcome the challenge in going from a manual and laborious process to a fully automated fixing, we have proposed an in-design auto-fixing feature, tested with the commercial design tool, Synopsys IC Compiler. Our experimental result has demonstrated close to one hundred percent lithography weakpoints fixing on all of our 14nm designs.

READ FULL TEXT
research
05/28/2018

Multiple-Lithography-Compliant Verification for Standard Cell Library Development Flow

Starting from 22-nm, a standard cell must be designed to be full lithogr...
research
08/16/2018

Creation and Fixing of Lithography Hotspots with Synopsys Tools

At advanced process nodes, pattern matching techniques have been used in...
research
05/28/2018

Standard Cell Library Evaluation with Multiple lithography-compliant verification and Improved Synopsys Pin Access Checking Utility

While standard cell layouts are drawn with minimum design rules to maxim...
research
07/12/2020

On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement

Continuous technology scaling and the introduction of advanced technolog...
research
10/02/2018

An Automated System for Checking Lithography Friendliness of Standard Cells

At advanced process nodes, lithography weakpoints can exist in physical ...
research
04/26/2023

PROBE3.0: A Systematic Framework for Design-Technology Pathfinding with Improved Design Enablement

We propose a systematic framework to conduct design-technology pathfindi...
research
05/21/2021

Multi-objective Digital Design Optimisation via Improved Drive Granularity Standard Cells

To tackle the complexity of state-of-the-art electronic systems, silicon...

Please sign up or login with your details

Forgot password? Click here to reset