DeepAI AI Chat
Log In Sign Up

Adding 32-bit Mode to the ACL2 Model of the x86 ISA

10/10/2018
by   Alessandro Coglio, et al.
Centaur Technology Inc.
0

The ACL2 model of the x86 Instruction Set Architecture was built for the 64-bit mode of operation of the processor. This paper reports on our work to extend the model with support for 32-bit mode, recounting the salient aspects of this activity and identifying the ones that required the most work.

READ FULL TEXT

page 1

page 2

page 3

page 4

04/18/2019

Quantitative Expressiveness of Instruction Sequence Classes for Computation on Single Bit Registers

The number of instructions of an instruction sequence is taken for its l...
07/25/2021

Augmented Memory Computing: Dynamically Augmented SRAM Storage for Data Intensive Applications

In this paper, we propose a novel memory-centric scheme based on CMOS SR...
04/11/2020

From Quantized DNNs to Quantizable DNNs

This paper proposes Quantizable DNNs, a special type of DNNs that can fl...
03/03/2022

ARM 4-BIT PQ: SIMD-based Acceleration for Approximate Nearest Neighbor Search on ARM

We accelerate the 4-bit product quantization (PQ) on the ARM architectur...
02/14/2019

ERSFQ 8-bit Parallel Binary Shifter for Energy-Efficient Superconducting CPU

We have designed and tested a parallel 8-bit ERSFQ binary shifter that i...
01/05/2018

Is Private Browsing in Modern Web Browsers Really Private?

Web browsers are the most common tool to perform various activities over...