DeepAI AI Chat
Log In Sign Up

Adding 32-bit Mode to the ACL2 Model of the x86 ISA

by   Alessandro Coglio, et al.
Centaur Technology Inc.

The ACL2 model of the x86 Instruction Set Architecture was built for the 64-bit mode of operation of the processor. This paper reports on our work to extend the model with support for 32-bit mode, recounting the salient aspects of this activity and identifying the ones that required the most work.


page 1

page 2

page 3

page 4


Quantitative Expressiveness of Instruction Sequence Classes for Computation on Single Bit Registers

The number of instructions of an instruction sequence is taken for its l...

Augmented Memory Computing: Dynamically Augmented SRAM Storage for Data Intensive Applications

In this paper, we propose a novel memory-centric scheme based on CMOS SR...

From Quantized DNNs to Quantizable DNNs

This paper proposes Quantizable DNNs, a special type of DNNs that can fl...

ARM 4-BIT PQ: SIMD-based Acceleration for Approximate Nearest Neighbor Search on ARM

We accelerate the 4-bit product quantization (PQ) on the ARM architectur...

ERSFQ 8-bit Parallel Binary Shifter for Energy-Efficient Superconducting CPU

We have designed and tested a parallel 8-bit ERSFQ binary shifter that i...

Is Private Browsing in Modern Web Browsers Really Private?

Web browsers are the most common tool to perform various activities over...