Adding 32-bit Mode to the ACL2 Model of the x86 ISA

10/10/2018

∙

The ACL2 model of the x86 Instruction Set Architecture was built for the 64-bit mode of operation of the processor. This paper reports on our work to extend the model with support for 32-bit mode, recounting the salient aspects of this activity and identifying the ones that required the most work.

READ FULL TEXT

Adding 32-bit Mode to the ACL2 Model of the x86 ISA

Sparq: A Custom RISC-V Vector Processor for Efficient Sub-Byte Quantized Inference

RVCoreP-32IM: An effective architecture to implement mul/div instructions for five stage RISC-V soft processors

Quantitative Expressiveness of Instruction Sequence Classes for Computation on Single Bit Registers

Augmented Memory Computing: Dynamically Augmented SRAM Storage for Data Intensive Applications

From Quantized DNNs to Quantizable DNNs

ARM 4-BIT PQ: SIMD-based Acceleration for Approximate Nearest Neighbor Search on ARM

ERSFQ 8-bit Parallel Binary Shifter for Energy-Efficient Superconducting CPU

Adding 32-bit Mode to the ACL2 Model of the x86 ISA

Related Research

Sparq: A Custom RISC-V Vector Processor for Efficient Sub-Byte Quantized Inference

RVCoreP-32IM: An effective architecture to implement mul/div instructions for five stage RISC-V soft processors

Quantitative Expressiveness of Instruction Sequence Classes for Computation on Single Bit Registers

Augmented Memory Computing: Dynamically Augmented SRAM Storage for Data Intensive Applications

From Quantized DNNs to Quantizable DNNs

ARM 4-BIT PQ: SIMD-based Acceleration for Approximate Nearest Neighbor Search on ARM

ERSFQ 8-bit Parallel Binary Shifter for Energy-Efficient Superconducting CPU