AccD: A Compiler-based Framework for Accelerating Distance-related Algorithms on CPU-FPGA Platforms

08/26/2019
by   Yuke Wang, et al.
0

As a promising solution to boost the performance of distance-related algorithms (e.g., K-means and KNN), FPGA-based acceleration attracts lots of attention, but also comes with numerous challenges. In this work, we propose AccD, a compiler-based framework for accelerating distance-related algorithms on CPU-FPGA platforms. Specifically, AccD provides a Domain-specific Language to unify distance-related algorithms effectively, and an optimizing compiler to reconcile the benefits from both the algorithmic optimization on the CPU and the hardware acceleration on the FPGA. The output of AccD is a high-performance and power-efficient design that can be easily synthesized and deployed on mainstream CPU-FPGA platforms. Intensive experiments show that AccD designs achieve 31.42x speedup and 99.63x better energy efficiency on average over standard CPU-based implementations.

READ FULL TEXT
research
10/22/2021

Experience with PCIe streaming on FPGA for high throughput ML inferencing

Achieving maximum possible rate of inferencing with minimum hardware res...
research
04/29/2022

FPGA Acceleration of Image Reconstruction for Real-Time Photoacoustic Tomography

Photoacoustic (PA) imaging has been widely applied in both preclinical a...
research
05/22/2019

KPynq: A Work-Efficient Triangle-Inequality based K-means on FPGA

K-means is a popular but computation-intensive algorithm for unsupervise...
research
10/08/2021

DPUV3INT8: A Compiler View to programmable FPGA Inference Engines

We have a FPGA design, we make it fast, efficient, and tested for a few ...
research
12/21/2018

Towards Automatic Transformation of Legacy Scientific Code into OpenCL for Optimal Performance on FPGAs

There is a large body of legacy scientific code written in languages lik...
research
07/13/2018

DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration

Overlays have shown significant promise for field-programmable gate-arra...
research
01/18/2019

High-Performance Ultrasonic Levitation with FPGA-based Phased Arrays

We present a flexible and self-contained platform for acoustic levitatio...

Please sign up or login with your details

Forgot password? Click here to reset