DeepAI AI Chat

A WCET-aware cache colouring technique for reducing interference in real-time systems

03/22/2019

∙

by Fabien Bouquillon, et al.

∙

∙

The predictability of a system is the condition to give saferbound on worst case execution timeof real-time tasks which are running on it. Commercial off-the-shelf(COTS) processors are in-creasingly used in embedded systems and contain shared cache memory. This component hasa hard predictable behaviour because its state depends of the execution history of the systems.To increase predictability of COTS component we use cache Colouring, a technique widelyused to partition cache memory. Our main contribution is a WCET aware heuristic which par-tition task according to the needs of each task. Our experiments are made with CPLEX an ILPsolver with random tasks set generated running on preemptive system scheduled with earliestdeadline first(EDF).

Fabien Bouquillon
2 publications
Smail Niar
12 publications
Clément Ballabriga
4 publications
Giuseppe Lipari
10 publications

page 1

page 2

page 3

page 4

∙ 03/22/2019

A WCET-aware cache coloring technique for reducing interference in real-time systems

The predictability of a system is the condition to give saferbound on wo...

0 Fabien Bouquillon, et al. ∙

∙ 12/16/2013

Cache-aware static scheduling for hard real-time multicore systems based on communication affinities

The growing need for continuous processing capabilities has led to the d...

0 Lilia Zaourar, et al. ∙

∙ 07/17/2017

Deterministic Memory Abstraction and Supporting Cache Architecture for Real-Time Systems

Poor timing predictability of multicore processors has been a long-stand...

0 Farzad Farshchi, et al. ∙

∙ 05/21/2020

Memory-Aware Denial-of-Service Attacks on Shared Cache in Multicore Real-Time Systems

In this paper, we identify that memory performance plays a crucial role ...

0 Michael Bechtel, et al. ∙

∙ 04/11/2017

FMMU: A Hardware-Automated Flash Map Management Unit for Scalable Performance of NAND Flash-Based SSDs

NAND flash-based Solid State Drives (SSDs), which are widely used from e...

0 Yeong-Jae Woo, et al. ∙

∙ 03/04/2019

Denial-of-Service Attacks on Shared Cache in Multicore: Analysis and Prevention

In this paper we investigate the feasibility of denial-of-service (DoS) ...

0 Michael G Bechtel, et al. ∙

∙ 09/13/2018

Do Your Cores Play Nicely? A Portable Framework for Multi-core Interference Tuning and Analysis

Multi-core architectures can be leveraged to allow independent processes...

0 Dan Iorga, et al. ∙