AI Chat

A WCET-aware cache coloring technique for reducing interference in real-time systems

03/22/2019

∙

by Fabien Bouquillon, et al.

∙

∙

The predictability of a system is the condition to give saferbound on worst case execution timeof real-time tasks which are running on it. Commercial off-the-shelf(COTS) processors are in-creasingly used in embedded systems and contain shared cache memory. This component hasa hard predictable behavior because its state depends of theexecution history of the systems.To increase predictability of COTS component we use cache coloring, a technique widely usedto partition cache memory. Our main contribution is a WCET aware heuristic which parti-tion task according to the needs of each task. Our experiments are made with CPLEX an ILPsolver with random tasks set generated running on preemptive system scheduled with earliestdeadline first(EDF).

Fabien Bouquillon
2 publications
Smail Niar
12 publications
Clément Ballabriga
4 publications
Giuseppe Lipari
10 publications

page 1

page 2

page 3

page 4

∙ 03/22/2019

A WCET-aware cache colouring technique for reducing interference in real-time systems

The predictability of a system is the condition to give saferbound on wo...

0 Fabien Bouquillon, et al. ∙

∙ 01/17/2022

Reuse-Aware Cache Partitioning Framework for Data-Sharing Multicore Systems

Multi-core processors improve performance, but they can create unpredict...

0 Soma N. Ghosh, et al. ∙

∙ 12/16/2013

Cache-aware static scheduling for hard real-time multicore systems based on communication affinities

The growing need for continuous processing capabilities has led to the d...

0 Lilia Zaourar, et al. ∙

∙ 05/21/2020

Memory-Aware Denial-of-Service Attacks on Shared Cache in Multicore Real-Time Systems

In this paper, we identify that memory performance plays a crucial role ...

0 Michael Bechtel, et al. ∙

∙ 08/15/2015

Cracking Intel Sandy Bridge's Cache Hash Function

On Intel Sandy Bridge processor, last level cache (LLC) is divided into ...

0 Zhipeng Wei, et al. ∙

∙ 12/02/2020

Online Model Swapping in Architectural Simulation

As systems and applications grow more complex, detailed simulation takes...

0 Patrick Lavin, et al. ∙

∙ 07/17/2017

Deterministic Memory Abstraction and Supporting Cache Architecture for Real-Time Systems

Poor timing predictability of multicore processors has been a long-stand...

0 Farzad Farshchi, et al. ∙