A Unified Learning Platform for Dynamic Frequency Scaling in Pipelined Processors

06/12/2020

∙

by   Arash Fouman Ajirlou, et al.

∙

0

∙

share

A machine learning (ML) design framework is proposed for dynamically adjusting clock frequency based on propagation delay of individual instructions. A Random Forest model is trained to classify propagation delays in real-time, utilizing current operation type, current operands, and computation history as ML features. The trained model is implemented in Verilog as an additional pipeline stage within a baseline processor. The modified system is simulated at the gate-level in 45 nm CMOS technology, exhibiting a speed-up of 68 classification. A speed-up of 95 additional energy costs.