A study and comparison of COordinate Rotation DIgital Computer (CORDIC) architectures

11/08/2022
by   Neha K Nawandar, et al.
0

Most of the digital signal processing applications performs operations like multiplication, addition, square-root calculation, solving linear equations etc. The physical implementation of these operations consumes a lot of hardware and, software implementation consumes large memory. Even if they are implemented in hardware, they do not provide high speed, and due to this reason, even today the software implementation dominates hardware. For realizing operations from basic to very complex ones with less hardware, a Co-ordinate Rotation Digital Computer (CORDIC) proves beneficial. It is capable of performing mathematical operations right from addition to highly complex functions with the help of arithmetic unit and shifters only. This paper gives a brief overview of various existing CORDIC architectures, their working principle, application domain and a comparison of these architectures. Different designs are available as per the target, i.e. high accuracy and precision, low area, low latency, hardware efficient, low power, reconfigurability, etc. that can be used as per the application in which the architecture needs to be employed.

READ FULL TEXT

page 1

page 4

page 10

research
09/29/2019

Run-time reconfigurable multi-precision floating point multiplier design for high speed, low-power applications

Floating point multiplication is one of the crucial operations in many a...
research
09/29/2015

VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing

The hardware implementation of deep neural networks (DNNs) has recently ...
research
07/03/2020

Fast Arithmetic Hardware Library For RLWE-Based Homomorphic Encryption

In this work, we propose an open-source, first-of-its-kind, arithmetic h...
research
09/09/2022

Logic and Reduction Operation based Hardware Trojans in Digital Design

In this paper, we will demonstrate Hardware Trojan Attacks on four diffe...
research
09/11/2023

Multiplierless Design of High-Speed Very Large Constant Multiplications

In cryptographic algorithms, the constants to be multiplied by a variabl...
research
08/07/2023

FPPU: Design and Implementation of a Pipelined Full Posit Processing Unit

By exploiting the modular RISC-V ISA this paper presents the customizati...
research
06/12/2023

Intelligent Multi-channel Meta-imagers for Accelerating Machine Vision

Rapid developments in machine vision have led to advances in a variety o...

Please sign up or login with your details

Forgot password? Click here to reset