A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization

07/07/2021
by   Dai Li, et al.
0

This article presents a reconfigurable physically unclonable function (PUF) design fabricated using 65-nm CMOS technology. A subthreshold-inverter-based static PUF cell achieves 0.3 core energy efficiency. A flexible, native transistor-based voltage regulation scheme achieves low-overhead supply regulation with 6-mV/V line sensitivity, making the PUF resistant against voltage variations. Additionally, the PUF cell is designed to be reconfigurable with no area overhead, which enables stabilization without redundancy on chip. Thanks to the highly stable and self-regulated PUF cell and the zero-overhead stabilization scheme, a 0.00182 native BER is obtained after reconfiguration. The proposed design shows 0.12 temperature range from -55 C to 125 C and supply voltage variation from 0.7 to 1.4 V. The total energy per bit is 15.3 fJ. Furthermore, the unstable bits can be detected by sweeping the body bias instead of temperature during enrollment, thereby significantly reducing the testing costs. Last but not least, the prototype exhibits almost ideal uniqueness and randomness, with a mean inter-die Hamming distance (HD) of 0.4998 and a 1020x inter-/intra-die HD separation. It also passes both NIST 800-22 and 800-90B randomness tests.

READ FULL TEXT

page 1

page 4

page 5

page 7

page 8

research
07/10/2023

ASCH-PUF: A "Zero" Bit Error Rate CMOS Physically Unclonable Function with Dual-Mode Low-Cost Stabilization

Physically unclonable functions (PUFs) are increasingly adopted for low-...
research
06/10/2019

Inter-Tier Process Variation-Aware Monolithic 3D NoC Architectures

Monolithic 3D (M3D) technology enables high density integration, perform...
research
11/17/2020

Beyond Cell-free MIMO: Energy Efficient Reconfigurable Intelligent Surface Aided Cell-free MIMO Communications

Cell-free systems can effectively eliminate the inter-cell interference ...
research
07/27/2020

Performance-Aware Predictive-Model-Based On-Chip Body-Bias Regulation Strategy for an ULP Multi-Core Cluster in 28nm UTBB FD-SOI

The performance and reliability of Ultra-Low-Power (ULP) computing platf...
research
12/18/2020

Reconfigurable Integrated Optical Interferometer Network-Based Physically Unclonable Function

In this article we describe the characteristics of a large integrated li...
research
06/26/2018

Design of TDC ASIC based on Temperature Compensation

.On the basis of requirement of CSNS, we designed a TDC chip with temper...
research
04/07/2023

Cell-Edge Performance Booster in 6G: Cell-Free Massive MIMO vs. Reconfigurable Intelligent Surface

User experience in mobile communications is vulnerable to worse quality ...

Please sign up or login with your details

Forgot password? Click here to reset