A Resource Pooling Switch Architecture with High Performance Scheduler

04/28/2018
by   Jiong Du, et al.
0

With the rapid development of network-based services and applications, current data plane solutions of network node, which focus on packets forwarding traditionally, are not optimally addressing new requirements such as function flexibility, performance expansibility and resource utilization, etc. In this paper, we propose a novel data plane structure called Resource Pooling Switch Architecture (RPSA), which utilizes global shared resource pool to provide different processing functionalities and capacities to different packets/flows. As all network functions are instantiated by the resources connected to the switching fabric and constructed in the form of Service Function Chains (SFC), the traffic patterns changed a lot. We design Balanced Service Capacity based FIRM algorithm (BSC-FIRM) to overcome the deficiencies of classical scheduler in RPSA. Simulation results show that our algorithm outperforms on the aspect of packet switching delay and loss rate compared with FIRM and iSLIP algorithm.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
04/24/2018

Optimized Deployment of Network Function for Resource Pooling Switch

The disadvantages of the combination of traditional switches and middleb...
research
10/28/2019

Integrated Hybrid Optical Networking (IHON) /Fusion for 5G Access Networks

Today, deployment of optical fiber has offered large transmission capaci...
research
10/30/2019

Scalable High Performance SDN Switch Architecture on FPGA for Core Networks

Due to the increasing heterogeneity in network user requirements, dynami...
research
07/12/2023

Introducing Packet-Level Analysis in Programmable Data Planes to Advance Network Intrusion Detection

Programmable data planes offer precise control over the low-level proces...
research
04/29/2022

Mitigating Low-volume DoS Attacks with Data-driven Resource Accounting

Low-volume Denial-of-Service (μDoS) attacks have been demonstrated to fu...
research
07/04/2020

Design and Implementation of SMARTHO – A Network Initiated Handover mechanism in NG-RAN, on P4-based Xilinx NetFPGA switches

This report deals with the design of handover schemes for radio access n...
research
07/26/2022

FP4: Line-rate Greybox Fuzz Testing for P4 Switches

Compared to fixed-function switches, the flexibility of programmable swi...

Please sign up or login with your details

Forgot password? Click here to reset