A Reconfigurable Low Power High Throughput Architecture for Deep Network Training

03/24/2016
by   Raqibul Hasan, et al.
0

General purpose computing systems are used for a large variety of applications. Extensive supports for flexibility in these systems limit their energy efficiencies. Neural networks, including deep networks, are widely used for signal processing and pattern recognition applications. In this paper we propose a multicore architecture for deep neural network based processing. Memristor crossbars are utilized to provide low power high throughput execution of neural networks. The system has both training and recognition (evaluation of new input) capabilities. The proposed system could be used for classification, dimensionality reduction, feature extraction, and anomaly detection applications. The system level area and power benefits of the specialized architecture is compared with the NVIDIA Telsa K20 GPGPU. Our experimental evaluations show that the proposed architecture can provide up to five orders of magnitude more energy efficiency over GPGPUs for deep neural network processing.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
06/15/2016

High Throughput Neural Network based Embedded Streaming Multicore Processors

With power consumption becoming a critical processor design issue, speci...
research
09/28/2018

Throughput Optimizations for FPGA-based Deep Neural Network Inference

Deep neural networks are an extremely successful and widely used techniq...
research
07/09/2021

Scaled-Time-Attention Robust Edge Network

This paper describes a systematic approach towards building a new family...
research
12/24/2004

Q-valued neural network as a system of fast identification and pattern recognition

An effective neural network algorithm of the perceptron type is proposed...
research
03/29/2018

Fine-Grained Energy Profiling for Deep Convolutional Neural Networks on the Jetson TX1

Energy-use is a key concern when migrating current deep learning applica...
research
04/09/2018

Building Function Approximators on top of Haar Scattering Networks

In this article we propose building general-purpose function approximato...
research
10/14/2019

TCD-NPE: A Re-configurable and Efficient Neural Processing Engine, Powered by Novel Temporal-Carry-deferring MACs

In this paper, we first propose the design of Temporal-Carry-deferring M...

Please sign up or login with your details

Forgot password? Click here to reset