A Power and Area Efficient Lepton Hardware Encoder with Hash-based Memory Optimization

05/04/2021
by   Xiao Yan, et al.
0

Although it has been surpassed by many subsequent coding standards, JPEG occupies a large share of the storage load of the current data hosting service. To reduce the storage costs, DropBox proposed a lossless secondary compression algorithm, Lepton, to further improve the compression rate of JPEG images. However, the bloated probability models defined by Lepton severely restrict its throughput and energy efficiency. To solve this problem, we construct an efficient access probability-based hash function for the probability models, and then propose a hardware-friendly memory optimization method by combining the proposed hash function and the N-way Set-Associative unit. After that, we design a highly parameterized hardware structure for the probability models and finally implement a power and area efficient Lepton hardware encoder. To the best of our knowledge, this is the first hardware implementation of Lepton. The synthesis result shows that the proposed hardware structure reduces the total area of the probability models by 70.97 solution, the throughput and the energy efficiency of the proposed Lepton hardware encoder are increased by 55.25 and 4899 times respectively. In terms of manufacturing cost, the proposed Lepton hardware encoder is also significantly lower than the general-purpose CPU used by DropBox.

READ FULL TEXT

page 6

page 7

page 8

research
05/07/2020

SmartExchange: Trading Higher-cost Memory Storage/Access for Lower-cost Computation

We present SmartExchange, an algorithm-hardware co-design framework to t...
research
12/09/2022

Mining CryptoNight-Haven on the Varium C1100 Blockchain Accelerator Card

Cryptocurrency mining is an energy-intensive process that presents a pri...
research
03/04/2022

Efficient Analog CAM Design

Content Addressable Memories (CAMs) are considered a key-enabler for in-...
research
12/10/2018

Application-Specific System Processor for the SHA-1 Hash Algorithm

This work proposes an Application-Specific System Processor (ASSP) hardw...
research
10/16/2022

Data-Model-Circuit Tri-Design for Ultra-Light Video Intelligence on Edge Devices

In this paper, we propose a data-model-hardware tri-design framework for...
research
07/23/2019

A Hardware-Efficient ADMM-Based SVM Training Algorithm for Edge Computing

This work demonstrates a hardware-efficient support vector machine (SVM)...
research
05/24/2022

Efficient and Lightweight In-memory Computing Architecture for Hardware Security

The paper proposes in-memory computing (IMC) solution for the design and...

Please sign up or login with your details

Forgot password? Click here to reset