A Novel RTL ATPG Model Based on Gate Inherent Faults (GIF-PO) of Complex Gates

12/15/2016
by   Tobias Strauch, et al.
0

This paper starts with a comprehensive survey on RTL ATPG. It then proposes a novel RTL ATPG model based on "Gate Inherent Faults" (GIF). These GIF are extracted from each complex gate (adder, case-statement, etc.) of the RTL source code individually. They are related to the internal logic paths of a complex gate. They are not related to any net/signal in the RTL design. It is observed, that when all GIF on RTL are covered (100 applied, then all gate level stuck-at faults of the netlist are covered (100 as well. The proposed RTL ATPG model is therefore synthesis independent. This is shown on ITC'99 testcases. The applied semi-automatic test pattern generation process is based on functional simulation.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
07/29/2019

Mixed-level identification of fault redundancy in microprocessors

A new high-level implementation independent functional fault model for c...
research
03/02/2021

Representing Gate-Level SET Faults by Multiple SEU Faults at RTL

The advanced complex electronic systems increasingly demand safer and mo...
research
04/25/2022

Gate-Level Side-Channel Leakage Assessment with Architecture Correlation Analysis

While side-channel leakage is traditionally evaluated from a fabricated ...
research
04/24/2022

A Comprehensive Test Pattern Generation Approach Exploiting SAT Attack for Logic Locking

The need for reducing manufacturing defect escape in today's safety-crit...
research
03/29/2019

Evaluating Built-in ECC of FPGA on-chip Memories for the Mitigation of Undervolting Faults

Voltage underscaling below the nominal level is an effective solution fo...
research
07/17/2023

A Rubik's Cube inspired approach to Clifford synthesis

The problem of decomposing an arbitrary Clifford element into a sequence...
research
07/17/2022

An Automated Testing and Debugging Toolkit for Gate-Level Logic Synthesis Applications

Correctness and robustness are essential for logic synthesis application...

Please sign up or login with your details

Forgot password? Click here to reset