A Novel FPGA-Based High Throughput Accelerator For Binary Search Trees

12/01/2019
by   Oyku Melikoglu, et al.
0

This paper presents a deeply pipelined and massively parallel Binary Search Tree (BST) accelerator for Field Programmable Gate Arrays (FPGAs). Our design relies on the extremely parallel on-chip memory, or Block RAMs (BRAMs) architecture of FPGAs. To achieve significant throughput for the search operation on BST, we present several novel mechanisms including tree duplication as well as horizontal, duplicated, and hybrid (horizontal-vertical) tree partitioning. Also, we present efficient techniques to decrease the stalling rates that can occur during the parallel tree search. By combining these techniques and implementations on Xilinx Virtex-7 VC709 platform, we achieve up to 8X throughput improvement gain in comparison to the baseline implementation, i.e., a fully-pipelined FPGA-based accelerator.

READ FULL TEXT

page 5

page 6

research
08/23/2022

Accelerating Monte-Carlo Tree Search on CPU-FPGA Heterogeneous Platform

Monte Carlo Tree Search (MCTS) methods have achieved great success in ma...
research
11/11/2019

DRAB-LOCUS: An Area-Efficient AES Architecture for Hardware Accelerator Co-Location on FPGAs

Advanced Encryption Standard (AES) implementations on Field Programmable...
research
12/17/2020

A fully pipelined FPGA accelerator for scale invariant feature transform keypoint descriptor matching,

The scale invariant feature transform (SIFT) algorithm is considered a c...
research
01/17/2023

An Energy-Efficient Reconfigurable Autoencoder Implementation on FPGA

Autoencoders are unsupervised neural networks that are used to process a...
research
02/23/2022

Alleviating Datapath Conflicts and Design Centralization in Graph Analytics Acceleration

Previous graph analytics accelerators have achieved great improvement on...
research
03/28/2023

EJ-FAT Joint ESnet JLab FPGA Accelerated Transport Load Balancer

To increase the science rate for high data rates/volumes, Thomas Jeffers...
research
03/18/2022

A Cost-Efficient Look-Up Table Based Binary Coded Decimal Adder Design

The BCD (Binary Coded Decimal) being the more accurate and human-readabl...

Please sign up or login with your details

Forgot password? Click here to reset