A Novel Fault-Tolerant Logic Style with Self-Checking Capability

05/31/2023
by   Mahdi Taheri, et al.
0

We introduce a novel logic style with self-checking capability to enhance hardware reliability at logic level. The proposed logic cells have two-rail inputs/outputs, and the functionality for each rail of outputs enables construction of faulttolerant configurable circuits. The AND and OR gates consist of 8 transistors based on CNFET technology, while the proposed XOR gate benefits from both CNFET and low-power MGDI technologies in its transistor arrangement. To demonstrate the feasibility of our new logic gates, we used an AES S-box implementation as the use case. The extensive simulation results using HSPICE indicate that the case-study circuit using on proposed gates has superior speed and power consumption compared to other implementations with error-detection capability

READ FULL TEXT

page 1

page 2

page 3

page 4

research
10/08/2018

Practical Implementation of Memristor-Based Threshold Logic Gates

Current advances in emerging memory technologies enable novel and unconv...
research
07/21/2017

Mathematical Estimation of Logical Masking Capability of Majority/Minority Gates Used in Nanoelectronic Circuits

In nanoelectronic circuit synthesis, the majority gate and the inverter ...
research
01/08/2018

Spiking memristor logic gates are a type of time-variant perceptron

Memristors are low-power memory-holding resistors thought to be useful f...
research
01/21/2019

Automatic Synthesis of Totally Self-Checking Circuits

Totally self-checking (TSC) circuits are synthesised with a grid of comp...
research
12/15/2021

Probabilistic Logic Gate in Asynchronous Game of Life with Critical Property

Metaheuristic and self-organizing criticality (SOC) could contribute to ...
research
12/13/2016

Memcomputing Numerical Inversion with Self-Organizing Logic Gates

We propose to use Digital Memcomputing Machines (DMMs), implemented with...
research
07/03/2020

Deep-PowerX: A Deep Learning-Based Framework for Low-Power Approximate Logic Synthesis

This paper aims at integrating three powerful techniques namely Deep Lea...

Please sign up or login with your details

Forgot password? Click here to reset