A Note on Polynomial Identity Testing for Depth-3 Circuits

05/17/2018
by   V. Arvind, et al.
0

Let C be a depth-3 arithmetic circuit of size at most s, computing a polynomial f ∈F[x_1,..., x_n] (where F = Q or C) and the fan-in of the product gates of C is bounded by d. We give a deterministic polynomial identity testing algorithm to check whether f≡ 0 or not in time 2^d poly(n,s) .

READ FULL TEXT

page 1

page 2

page 3

page 4

research
04/22/2023

Deterministic identity testing paradigms for bounded top-fanin depth-4 circuits

Polynomial Identity Testing (PIT) is a fundamental computational problem...
research
04/08/2021

Unitary Subgroup Testing

We consider the problem of subgroup testing for a quantum circuit C: giv...
research
07/12/2018

Fast Exact Algorithms Using Hadamard Product of Polynomials

In this paper we develop an efficient procedure for computing a (scaled)...
research
02/19/2019

PIT for depth-4 circuits and Sylvester-Gallai conjecture for polynomials

This text is a development of a preprint of Ankit Gupta. We present an...
research
03/06/2019

Closure of VP under taking factors: a short and simple proof

In this note, we give a short, simple and almost completely self contain...
research
12/05/2019

FMPC: Secure Multiparty Computation from Fourier Series and Parseval's Identity

FMPC is a novel multiparty computation protocol of arithmetic circuits b...
research
02/16/2022

Identity Testing for Radical Expressions

We study the Radical Identity Testing problem (RIT): Given an algebraic ...

Please sign up or login with your details

Forgot password? Click here to reset