A New Paradigm for Fault-Tolerant Computing with Interconnect Crosstalks

by   Naveen Kumar Macha, et al.

The CMOS integrated chips at advanced technology nodes are becoming more vulnerable to various sources of faults like manufacturing imprecisions, variations, aging, etc. Additionally, the intentional fault attacks (e.g., high power microwave, cybersecurity threats, etc.) and environmental effects (i.e., radiation) also pose reliability threats to integrated circuits. Though the traditional hardware redundancy-based techniques like Triple Modular Redundancy (TMR), Quadded (QL) Logic etc. mitigate the risk to some extent, they add huge hardware overhead and are not very effective. Truly polymorphic circuits that are inherently capable of achieving multiple functionalities in a limited footprint could enhance the faultresilience/recovery of the circuits with limited overhead. We demonstrate a novel crosstalk logic based polymorphic circuit approach to achieve compact and efficient fault resilient circuits. We show a range of polymorphic primitive gates and their usage in a functional unit. The functional unit is a single arithmetic circuit that is capable of delivering Multiplication/Sorting/Addition output depending on the control inputs. Using such polymorphic computing units in an ALU would imply that a correct path for functional output is possible even when 2/3rd of the ALU is damaged. Our comparison results with respect to existing polymorphic techniques and CMOS reveal 28 same functionalities. In conjunction with fault detection algorithms, the proposed polymorphic circuit concept can be transformative for fault tolerant circuit design directions with minimum overhead.



There are no comments yet.


page 1

page 2

page 3

page 4


Automatic Synthesis of Totally Self-Checking Circuits

Totally self-checking (TSC) circuits are synthesised with a grid of comp...

Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits

Truly polymorphic circuits, whose functionality/circuit behavior can be ...

ReCo1: A Fault resilient technique of Correlation Sensitive Stochastic Designs

In stochastic circuits, major sources of error are correlation errors, s...

HyCA: A Hybrid Computing Architecture for Fault Tolerant Deep Learning

Hardware faults on the regular 2-D computing array of a typical deep lea...

Quantifying the Efficacy of Logic Locking Methods

The outsourced manufacturing of integrated circuits has increased the ri...

Lightweight Hardware Architectures for Efficient Secure Hash Functions ECHO and Fugue

In cryptographic engineering, extensive attention has been devoted to am...

A Range Matching CAM for Hierarchical Defect Tolerance Technique in NRAM Structures

Due to the small size of nanoscale devices, they are highly prone to pro...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.