DeepAI
Log In Sign Up

A Memristive Based Design of a Core Digital Circuit for Elliptic Curve Cryptography

03/27/2022
by   Khalid Alammari, et al.
0

The new emerging non-volatile memory (NVM) devices known as memristors could be the promising candidate for future digital architecture, owing to their nanoscale size and its ability to integrate with the exciting CMOS technology. In this paper, a combination of memristor devices and CMOS transistors are working together to form a hybrid CMOS-memristor circuit for XAX- Module, a core element for the finite field multiplier. The proposed design was implemented using Pt /TaOx/Ta memristor device and simulated in Cadence Virtuoso. The simulation results demonstrate the design functionality. The proposed module appears to be efficient in terms of layout area, delay and power consumption since the design utilizes the hybrid CMOS/memristor gates.

READ FULL TEXT

page 1

page 2

page 3

page 4

09/17/2015

A balanced rail-to-rail all digital comparator using only standard cells

An all-digital comparator with full input range is presented. It outperf...
09/27/2019

Analysis and Design of a 32nm FinFET Dynamic Latch Comparator

Comparators have multifarious applications in various fields, especially...
05/10/2018

Hybrid CMOS-CNFET based NP dynamic Carry Look Ahead Adder

Advanced electronic device technologies require a faster operation and s...
08/19/2021

A Tutorial on Design Obfuscation: from Transistors to Systems

The recent advances in the area of design obfuscation are encouraging, b...
09/23/2021

Maximum Power Point Tracking Circuit for an Energy Harvester in 130 nm CMOS Technology

This paper presents design of a Maximum Power Point Tracking (MPPT) circ...
01/01/2021

Design of a Dynamic Parameter-Controlled Chaotic-PRNG in a 65nm CMOS process

In this paper, we present the design of a new chaotic map circuit with a...
06/04/2020

Design and Hardware Implementation of a Separable Image Steganographic Scheme Using Public-key Cryptosystem

In this paper, a novel and efficient hardware implementation of steganog...