A Low Power In-Memory Multiplication andAccumulation Array with Modified Radix-4 Inputand Canonical Signed Digit Weights

01/07/2021
by   Rui Xiao, et al.
0

A mass of data transfer between the processing and storage units has been the leading bottleneck in modern Von-Neuman computing systems, especially when used for Artificial Intelligence (AI) tasks. Computing-in-Memory (CIM) has shown great potential to reduce both latency and power consumption. However, the conventional analog CIM schemes are suffering from reliability issues, which may significantly degenerate the accuracy of the computation. Recently, CIM schemes with digitized input data and weights have been proposed for high reliable computing. However, the properties of the digital memory and input data are not fully utilized. This paper presents a novel low power CIM scheme to further reduce the power consumption by using a Modified Radix-4 (M-RD4) booth algorithm at the input and a Modified Canonical Signed Digit (M-CSD) for the network weights. The simulation results show that M-Rd4 and M-CSD reduce the ratio of 1×1 by 78.5% on LeNet and 80.2% on AlexNet, and improve the computing efficiency by 41.6% in average. The computing-power rate at the fixed-point 8-bit is 60.68 TOPS/s/W.

READ FULL TEXT

page 1

page 7

page 8

page 11

page 14

research
08/26/2020

An 8-bit In Resistive Memory Computing Core with Regulated Passive Neuron and Bit Line Weight Mapping

The rapid development of Artificial Intelligence (AI) and Internet of Th...
research
01/09/2021

An Ultra Fast Low Power Convolutional Neural Network Image Sensor with Pixel-level Computing

The separation of the data capture and analysis in modern vision systems...
research
10/11/2021

C3PU: Cross-Coupling Capacitor Processing Unit Using Analog-Mixed Signal In-Memory Computing for AI Inference

This paper presents a novel cross-coupling capacitor processing unit (C3...
research
07/19/2019

Accurate Sampling with Noisy Forces from Approximate Computing

In scientific computing, the acceleration of atomistic computer simulati...
research
04/25/2023

Low-Power Data Streaming in Systolic Arrays with Bus-Invert Coding and Zero-Value Clock Gating

Systolic Array (SA) architectures are well suited for accelerating matri...
research
10/08/2018

Practical Implementation of Memristor-Based Threshold Logic Gates

Current advances in emerging memory technologies enable novel and unconv...
research
10/14/2022

Low-power In-pixel Computing with Current-modulated Switched Capacitors

We present a scalable in-pixel processing architecture that can reduce t...

Please sign up or login with your details

Forgot password? Click here to reset