A Digital Delay Model Supporting Large Adversarial Delay Variations

by   Daniel Öhlinger, et al.
TU Wien

Dynamic digital timing analysis is a promising alternative to analog simulations for verifying particularly timing-critical parts of a circuit. A necessary prerequisite is a digital delay model, which allows to accurately predict the input-to-output delay of a given transition in the input signal(s) of a gate. Since all existing digital delay models for dynamic digital timing analysis are deterministic, however, they cannot cover delay fluctuations caused by PVT variations, aging and analog signal noise. The only exception known to us is the η-IDM introduced by Függer et al. at DATE'18, which allows to add (very) small adversarially chosen delay variations to the deterministic involution delay model, without endangering its faithfulness. In this paper, we show that it is possible to extend the range of allowed delay variations so significantly that realistic PVT variations and aging are covered by the resulting extended η-IDM.


A Faithful Binary Circuit Model with Adversarial Noise

Accurate delay models are important for static and dynamic timing analys...

Gain and Pain of a Reliable Delay Model

State-of-the-art digital circuit design tools almost exclusively rely on...

A Composable Glitch-Aware Delay Model

We introduce the Composable Involution Delay Model (CIDM) for fast and a...

An Accurate Hybrid Delay Model for Multi-Input Gates

In order to facilitate the analysis of timing relations between individu...

A Simple Hybrid Model for Accurate Delay Modeling of a Multi-Input Gate

Faithfully representing small gate delay variations caused by input swit...

Delay Optimization of Combinational Logic by And-Or Path Restructuring

We propose a dynamic programming algorithm that constructs delay-optimiz...

Please sign up or login with your details

Forgot password? Click here to reset