DeepAI AI Chat
Log In Sign Up

A Deep-Learning-Aided Pipeline for Efficient Post-Silicon Tuning

by   Yiwen Liao, et al.
University of Stuttgart

In post-silicon validation, tuning is to find the values for the tuning knobs, potentially as a function of process parameters and/or known operating conditions. In this sense, an more efficient tuning requires identifying the most critical tuning knobs and process parameters in terms of a given figure-of-merit for a Device Under Test (DUT). This is often manually conducted by experienced experts. However, with increasingly complex chips, manual inspection on a large amount of raw variables has become more challenging. In this work, we leverage neural networks to efficiently select the most relevant variables and present a corresponding deep-learning-aided pipeline for efficient tuning.


page 1

page 2

page 3


Self-Learning Tuning for Post-Silicon Validation

Increasing complexity of modern chips makes design validation more diffi...

Experts in the Loop: Conditional Variable Selection for Accelerating Post-Silicon Analysis Based on Deep Learning

Post-silicon validation is one of the most critical processes in modern ...

Identifying and interpreting tuning dimensions in deep networks

In neuroscience, a tuning dimension is a stimulus attribute that account...

Deep Synthesizer Parameter Estimation

Sound synthesis is a complex field that requires domain expertise. Manua...

Approximate Bayesian Computation for Physical Inverse Modeling

Semiconductor device models are essential to understand the charge trans...