A Composable Glitch-Aware Delay Model

by   Jürgen Maier, et al.

We introduce the Composable Involution Delay Model (CIDM) for fast and accurate digital simulation. It is based on the Involution Delay Model (IDM) [Függer et al., IEEE TCAD 2020], which has been shown to be the only existing candidate for faithful glitch propagation known so far. In its present form, however, it has shortcomings that limit its practical applicability and utility. First, IDM delay predictions are conceptually based on discretizing the analog signal waveforms using specific matching input and output discretization threshold voltages. Unfortunately, they are difficult to determine and typically different for interconnected gates. Second, metastability and high-frequency oscillations in a real circuit could be invisible in the IDM signal predictions. Our CIDM reduces the characterization effort by allowing independent discretization thresholds, improves composability and increases the modeling power by exposing canceled pulse trains at the gate interconnect. We formally show that, despite these improvements, the CIDM still retains the IDM's faithfulness, which is a consequence of the mathematical properties of involution delay functions.


page 1

page 2

page 3

page 4


A Digital Delay Model Supporting Large Adversarial Delay Variations

Dynamic digital timing analysis is a promising alternative to analog sim...

A Faithful Binary Circuit Model with Adversarial Noise

Accurate delay models are important for static and dynamic timing analys...

An Accurate Hybrid Delay Model for Multi-Input Gates

In order to facilitate the analysis of timing relations between individu...

A Simple Hybrid Model for Accurate Delay Modeling of a Multi-Input Gate

Faithfully representing small gate delay variations caused by input swit...

Properties of the LWR model with time delay

In this article, we investigate theoretical and numerical properties of ...

Radix-2 Self-Recursive Sparse Factorizations of Delay Vandermonde Matrices for Wideband Multi-Beam Antenna Arrays

This paper presents a self-contained factorization for the Vandermonde m...

Gain and Pain of a Reliable Delay Model

State-of-the-art digital circuit design tools almost exclusively rely on...

Please sign up or login with your details

Forgot password? Click here to reset