A 75kb SRAM in 65nm CMOS for In-Memory Computing Based Neuromorphic Image Denoising

03/23/2020
by   Sumon Kumar Bose, et al.
0

This paper presents an in-memory computing (IMC) architecture for image denoising. The proposed SRAM based in-memory processing framework works in tandem with approximate computing on a binary image generated from neuromorphic vision sensors. Implemented in TSMC 65nm process, the proposed architecture enables approximately 2000X energy savings (approximately 222X from IMC) compared to a digital implementation when tested with the video recordings from a DAVIS sensor and achieves a peak throughput of 1.25-1.66 frames/us.

READ FULL TEXT
research
07/25/2021

A 51.3 TOPS/W, 134.4 GOPS In-memory Binary Image Filtering in 65nm CMOS

Neuromorphic vision sensors (NVS) can enable energy savings due to their...
research
05/24/2019

A Research and Strategy of Remote Sensing Image Denoising Algorithms

Most raw data download from satellites are useless, resulting in transmi...
research
02/26/2019

Spiking Neural Network based Region Proposal Networks for Neuromorphic Vision Sensors

This paper presents a three layer spiking neural network based region pr...
research
06/13/2019

A Low-Power Domino Logic Architecture for Memristor-Based Neuromorphic Computing

We propose a domino logic architecture for memristor-based neuromorphic ...
research
07/11/2022

Denoising single images by feature ensemble revisited

Image denoising is still a challenging issue in many computer vision sub...
research
05/31/2020

EBBINNOT: A Hardware Efficient Hybrid Event-Frame Tracker for Stationary Neuromorphic Vision Sensors

In this paper, we present a hybrid event-frame approach for detecting an...

Please sign up or login with your details

Forgot password? Click here to reset