A 68 uW 31 kS/s Fully-Capacitive Noise-Shaping SAR ADC with 102 dB SNDR

03/20/2019
by   Lieuwe B. Leene, et al.
0

This paper presents a 17 bit analogue-to-digital converter that incorporates mismatch and quantisation noise-shaping techniques into an energy-saving 10 bit successive approximation quantiser to increase the dynamic range by another 42 dB. We propose a novel fully-capacitive topology which allows for high-speed asynchronous conversion together with a background calibration scheme to reduce the oversampling requirement by 10x compared to prior-art. A 0.18 um CMOS technology is used to demonstrate preliminary simulation results together with analytic measures that optimise parameter and topology selection. The proposed system is able to achieve a FoMS of 183 dB for a maximum signal bandwidth of 15.6 kHz while dissipating 68 uW from a 1.8 V supply. A peak SNDR of 102 dB is demonstrated for this rate with a 0.201 mm^2 area requirement.

READ FULL TEXT
research
12/14/2016

A 700uW 1GS/s 4-bit Folding-Flash ADC in 65nm CMOS for Wideband Wireless Communications

We present the design of a low-power 4-bit 1GS/s folding-flash ADC with ...
research
10/29/2018

Energy-Efficient Soft-Assisted Product Decoders

We implement a 1-Tb/s 0.63-pJ/bit soft-assisted product decoder in a 28-...
research
05/26/2018

Sphere Decoder with Box Optimization for FTN Non-orthogonal FDM System

In 1975, the pioneering work of J. E. Mazo showed the potential faster-t...
research
08/26/2020

An 8-bit In Resistive Memory Computing Core with Regulated Passive Neuron and Bit Line Weight Mapping

The rapid development of Artificial Intelligence (AI) and Internet of Th...
research
05/23/2022

Learned Digital Back-Propagation for Dual-Polarization Dispersion Managed Systems

Digital back-propagation (DBP) and learned DBP (LDBP) are proposed for n...
research
04/15/2022

AID: Accuracy Improvement of Analog Discharge-Based in-SRAM Multiplication Accelerator

This paper presents a novel circuit (AID) to improve the accuracy of an ...
research
08/04/2008

A 8 bits Pipeline Analog to Digital Converter Design for High Speed Camera Application

- This paper describes a pipeline analog-to-digital converter is impleme...

Please sign up or login with your details

Forgot password? Click here to reset