-
hXDP: Efficient Software Packet Processing on FPGA NICs
FPGA accelerators on the NIC enable the offloading of expensive packet p...
read it
-
Micro SIDs: a solution for Efficient Representation of Segment IDs in SRv6 Networks
The Segment Routing (SR) architecture is based on loose source routing. ...
read it
-
LOcAl DEcisions on Replicated States (LOADER) in programmable data planes: programming abstraction and experimental evaluation
Programmable data planes recently emerged as a prominent innovation in S...
read it

Marco Bonola
is this you? claim profile