3D Integration: Another Dimension Toward Hardware Security

06/06/2019
by   Johann Knechtel, et al.
0

We review threats and selected schemes concerning hardware security at design and manufacturing time as well as at runtime. We find that 3D integration can serve well to enhance the resilience of different hardware security schemes, but it also requires thoughtful use of the options provided by the umbrella term of 3D integration. Toward enforcing security at runtime, we envision secure 2.5D system-level integration of untrusted chips and "all around" shielding for 3D ICs.

READ FULL TEXT

page 1

page 3

research
03/07/2019

A New Paradigm in Split Manufacturing: Lock the FEOL, Unlock at the BEOL

Split manufacturing was introduced as an effective countermeasure agains...
research
09/04/2020

2.5D Root of Trust: Secure System-Level Integration of Untrusted Chiplets

Dedicated, after acceptance and publication, in memory of the late Vasso...
research
10/25/2020

Security Assessment of Interposer-based Chiplet Integration

With transistor scaling reaching its limits, interposer-based integratio...
research
01/23/2020

Hardware Security for and beyond CMOS Technology: An Overview on Fundamentals, Applications, and Challenges

As with most aspects of electronic systems and integrated circuits, hard...
research
01/27/2020

Towards Secure Composition of Integrated Circuits and Electronic Systems: On the Role of EDA

Modern electronic systems become evermore complex, yet remain modular, w...
research
04/17/2022

Quantifiable Assurance: From IPs to Platforms

Hardware vulnerabilities are generally considered more difficult to fix ...
research
08/21/2023

Unlocking Hardware Security Assurance: The Potential of LLMs

System-on-Chips (SoCs) form the crux of modern computing systems. SoCs e...

Please sign up or login with your details

Forgot password? Click here to reset