The Extended and Asymmetric Extended Krylov Subspace in Moment-Matching-Based Order Reduction of Large Circuit Models

04/05/2022
by   Pavlos Stoikos, et al.
0

The rapid growth of circuit complexity has rendered Model Order Reduction (MOR) a key enabler for the efficient simulation of large circuit models. MOR techniques based on moment-matching are well established due to their simplicity and computational performance in the reduction process. However, moment-matching methods based on the ordinary Krylov subspace are usually inadequate to accurately approximate the original circuit behavior, and at the same time do not produce reduced-order models as compact as needed. In this paper, we present a moment-matching method which utilizes the extended and the asymmetric extended Krylov subspace (EKS and AEKS), while it allows the parallel computation of the transfer function in order to deal with circuits that have many terminals. The proposed method can handle large-scale regular and singular circuits and generate accurate and efficient reduced-order models for circuit simulation. Experimental results on industrial IBM power grids demonstrate that the EKS method can achieve an error reduction up to 85.28 over a standard Krylov subspace method, while the AEKS method greatly reduces the runtime of EKS, introducing a negligible overhead in the reduction error.

READ FULL TEXT

page 1

page 5

research
07/03/2020

Exploiting Extended Krylov Subspace for the Reduction of Regular and Singular Circuit Models

During the past decade, Model Order Reduction (MOR) has become key enabl...
research
01/30/2019

Practicable Simulation-Free Model Order Reduction by Nonlinear Moment Matching

In this paper, a practicable simulation-free model order reduction metho...
research
03/28/2019

Nonlinear Moment Matching for the Simulation-Free Reduction of Structural Systems

This paper transfers the concept of moment matching to nonlinear structu...
research
05/01/2021

A Single-Layer Asymmetric RNN: Potential Low Hardware Complexity Linear Equation Solver

A single layer neural network for the solution of linear equations is pr...
research
03/27/2019

A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping

In this paper, a new look-up table (LUT) method is proposed to reduce th...
research
05/16/2023

A model reduction method for large-scale linear multidimensional dynamical systems

In this work, we explore the application of multilinear algebra in reduc...
research
09/14/2018

Memristor-based Deep Convolution Neural Network: A Case Study

In this paper, we firstly introduce a method to efficiently implement la...

Please sign up or login with your details

Forgot password? Click here to reset